We explore the design space surrounding a CMOS compatible silicon nitride over silicon-on-insulator 3D optical layer for photonic interconnection networks and compare the results with single layer approaches.
Simulated excess loss (a) and crosstalk (b) vs. gap for silicon and silicon nitride input ports and wavelength dependence of the excess loss and crosstalk for a 750 nm gap (c). Data provided is the geometric mean of the crosstalk for both ports The legend denotes input port and polarization and applies to all figures.
While the performance crosstalk and loss values for the silicon waveguide inputs behave as expected, the excess loss of the silicon nitride input is significant, requiring gaps exceeding 1 m to reduce the excess loss below 0.2 dB per crossing. This, in turn, places a constraint on the transition length required to achieve a desired path loss. In designing multi-layer optical networks, one faces a tradeoff between crossing performance and transition loss, which scale directly and inversely with gap, respectively. Transition loss decreases with increased length, but this increases the on-chip area [10] . The optimal design heavily depends on the use case and must be determined for each application. As a simple example, we analyze the system in figure 3a with a single input and a range of crossing waveguides. We compare the performance of vertical crossings to a reference planar crossing assumed to have 0.2 dB loss and -40 dB crosstalk with a 10 m waveguide separation (figure 3b). Loss for the silicon input and crosstalk for both cases are superior in the vertical crossing and are omitted as optimization variables.
From figure 3b we see the loss per vertical crossing must be lower than its planar counterpart to be a viable option; this sets a lower limit on the vertical gap. The upper limit is set by the on-chip area as the transition length becomes prohibitively long for reasonable loss values. Between these limits, one can use this approach to intelligently choose the optimal crossing geometry at each intersection within a given system. 
